RU-V207/Altium
4
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

JLCPCB constraints added

Browse Source
This commit is contained in:
foley
2026-09-10 16:08:32 +00:00
parent b25ba8b558
commit a7b40bada4
2 changed files with 726 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
README.md
+3 -1
View File
@@ -86,7 +86,9 @@ This is a US PCB vendor, which may be helpful when collaborating with US partner
Their headquarters is in Belgium.
## Setup the Constraints
These ensure that the vendor can make the board and the Design Rule Checker will catch the mistakes. Your chances of having a working board are very low if you skip this step! Open Design > Constraint Manager
These ensure that the vendor can make the board and the Design Rule Checker will catch the mistakes. Your chances of having a working board are very low if you skip this step! I have included some constraints as `.CstrDot` files to get people started.
Start by "Open Design > Constraint Manager"
1. Clearances > All Nets
2. Click on the dimension and set it to "0.2mm". You can go as small as 0.1mm if you are using the 1Oz AllPCB copper.
2. Physical > All Nets